### Quick Guide of Jumper Setting and operation of FBs-7SG Module

This guide is a supplement mainly for the users who have used the FBe-7SG module. Before the formal FBs user's manual is complete, for those users who never used the FBe-7SG module, please also refer the content of FBE Advance manual chapter 17.

	Jumper	Location	Function
Common Control	JP2	Lower position	Decode(With jumper)/non-decode(No jumper)
	JP3	Lower position	O.V. test(T)or normal(N)
	JP1	Rear side	High driving voltage selection
	JP5	Upper position	High(HV)/Low(LV) driving voltage selection *1
DISP0	JP6	Upper position	0.6V(0.6V) voltage drop selection
	JP7	Upper position	1.2V(1V2) voltage drop selection
DISP1	JP8	Lower position	High(HV)/Low(LV) driving voltage selection *1
	JP9	Lower position	0.6V(0.6V) voltage drop selection
	JP10	Lower position	1.2V(1V2) voltage drop selection

#### 1. Jumpers function and its location

Note 1: High(HV)/Low(LV) driving voltage selection jumper must be inserted with short metal bar horizontally.

#### 2. High driving voltage selection – JP1

This jumper is located at the rear side of the module, please turn the module's bottom face up when perform the setting.

$\bigcirc$	O	12.5V				
		10 <sup>v</sup>		S	elect	1
	$\mathcal{O}_{\mathcal{I}}$	7.5V				
		BOOST				

The upper three jumpers can only be selected one for shorted when usage. This setting only takes effective when the High(HV)/Low(LV) driving voltage selection jumper is set to HV position. When the jumper is positioned at LV, the driving voltage is 5V.

When BOOST jumper is shorted, the driving voltage will be boosted about 5% from its nominal value can be used for compensation of line voltage drop.

Module	Display Mode	I/O Occupied	Model ID.	Displays	
7SG1	Decode	3 R.O.	7SG1S	8 Digits	
	Non-Decode	4 R.O.	7SG1H	64 Segments	
7SG2	Decode	5 R.O.	7SG2S	16 Digits	
	Non-Decode	8 R.O.	7SG2H	128 Segments	

#### 3. I/O address occupation and displays

#### 4. Display control

The pattern of the LED display driven by the FBs-7SG LED display control module can be easily controlled by fill up the contents of the corresponding output registers. For more complicate applications, e.g. leading zero display control, message scrolling and 16-segment display control, we provide a handy instruction TDSP to facilitate the user's coding. Please refer the User's manual for detail description of TDSP.

#### Display control of 7SG1 - decode mode

The Rm at following table represent the first output register allocated for 7SG1 module

Rm+0	This register controls the decimal point display of every digit. D7~D0 control the decimal point of 8 <sup>th</sup> ~ 1 <sup>st</sup> digit respectively. The decimal point will be lighted when the corresponding control bit is 1
Rm+1	This register controls the display of 4 <sup>th</sup> ~1 <sup>st</sup> digit. Every 4 bits(nibble) control one digit. D3~D0 control the first digit(right most), D7~D4 control the second digit, D11~D8 control the third digit while D15~D12 control the fourth digit.
Rm+2	This register can control the display of 8 <sup>th</sup> ~ 5 <sup>th</sup> digit. Every 4 bits(nibble) control one digit. D3~D0 control the 5 <sup>th</sup> digit, D7~D4 control the 6 <sup>th</sup> digit, D11~D8 control the 7 <sup>th</sup> digit while D15~D12 control the 8 <sup>th</sup> digit(left most).

Please refer the contents of page 4 for the corresponding decoded display patterns for each 4 bits combination value.

#### Display control of 7SG1 - non-decode mode

The **Rm** at following table represent the first output register allocated for 7SG1 module

	This register controls the segment display of $2^{nd} \sim 1^{st}$ digit. Every 8			
Rm+0	bits(byte) control one digit. D7~D0 control the first digit(right most),			
	D15~D8 control the second digit.			
	This register controls the segment display of $4^{th} \sim 3^{rd}$ digit. Every 8			
Rm+1	bits(byte) control one digit. D7~D0 control the 3 <sup>rd</sup> digit, D15~D8			
	control the 4 <sup>th</sup> digit.			
	This register controls the segment display of $6^{th} \sim 5^{th}$ digit. Every 8			
Rm+2	bits(byte) control one digit. D7~D0 control the 5 <sup>th</sup> digit, D15~D8			
	control the 6 <sup>th</sup> digit.			
	This register controls the segment display of $8^{th} \sim 7^{th}$ digit. Every 8			
Dm+3	bits(byte) control one digit. D7~D0 control the 7 <sup>th</sup> digit, D15~D8			
IXIII + 5	control the 8 <sup>th</sup> digit(left most).			

Please refer the contents of page 5 for the corresponding driven segment for each control bits.

## Display control of 7SG2 - decode mode

The Ithi at	Tone wing there représent the first output register unoeuteu for 7502 module
Rm+0	This register controls the decimal point display of every digit. D15~D0 control the decimal point of $16^{th} \sim 1^{st}$ digit respectively. The decimal point will be lighted when the corresponding control bit is 1.
Rm+1	This register controls the display of 4 <sup>th</sup> ~1 <sup>st</sup> digit. Every 4 bits(nibble) control one digit. D3~D0 control the first digit(right most), D7~D4 control the second digit, D11~D8 control the third digit while D15~D12 control the fourth digit.
Rm+2	This register controls the display of 8 <sup>th</sup> ~ 5 <sup>th</sup> digit. Every 4 bits(nibble) control one digit. D3~D0 control the first digit, D7~D4 control the second digit, D11~D8 control the third digit while D15~D12 control the fourth digit.
Rm+3	This register controls the display of 12 <sup>th</sup> ~ 9 <sup>th</sup> digit. Every 4 bits(nibble) control one digit. D3~D0 control the 9 <sup>th</sup> digit, D7~D4 control the 10 <sup>th</sup> digit, D11~D8 control the 11 <sup>th</sup> digit while D15~D12 control the 12 <sup>th</sup> digit.
Rm+4	This register can control the display of 16 <sup>th</sup> ~ 13 <sup>th</sup> digit. Every 4 bits(nibble) control one digit. D3~D0 control the 13 <sup>th</sup> digit, D7~D4 control the 14 <sup>th</sup> digit, D11~D8 control the15 <sup>th</sup> digit while D15~D12 control the 16 <sup>th</sup> digit(left most).

The Rm at following table represent the first output register allocated for 7SG2 module

Please refer the contents of page 4 for the corresponding decoded display patterns for each 4 bits value

# Display control of 78G2 - non-decode mode

The **Rm** at following table represent the first output register allocated for 7SG2 module

Rm+0	This register controls the segment display of 2 <sup>nd</sup> ~ 1 <sup>st</sup> digit. Every 8 bits(byte) control one digit. D7~D0 control the first digit(right most), D15~D8 control the second digit
Rm+1	This register control the segment display of 4 <sup>th</sup> ~ 3 <sup>rd</sup> digit. Every 8 bits(byte) control one digit. D7~D0 control the 3 <sup>rd</sup> digit, D15~D8 control the 4 <sup>th</sup> digit.
Rm+2	This register controls the segment display of 6 <sup>th</sup> ~ 5 <sup>th</sup> digit. Every 8 bits(byte) control one digit. D7~D0 control the 5 <sup>th</sup> digit, D15~D8 control the 6 <sup>th</sup> digit.
Rm+3	This register controls the segment display of 8 <sup>th</sup> ~ 7 <sup>th</sup> digit. Every 8 bits(byte) control one digit. D7~D0 control the 7 <sup>th</sup> digit, D15~D8 control the 8 <sup>th</sup> digit.
Rm+4	This register controls the segment display of 10 <sup>th</sup> ~ 9 <sup>th</sup> digit. Every 8 bits(byte) control one digit. D7~D0 control the 9 <sup>th</sup> digit, D15~D8 control the 10 <sup>th</sup> digit.
Rm+5	This register controls the segment display of 12 <sup>th</sup> ~ 11 <sup>th</sup> digit. Every 8 bits(byte) control one digit. D7~D0 control the 11 <sup>th</sup> digit, D15~D8 control the 12 <sup>th</sup> digit.

	This register controls the segment display of $14^{\text{th}} \sim 13^{\text{th}}$ digit. Every 8
Rm+6	bits(byte) control one digit. D7~D0 control the 13 <sup>th</sup> digit, D15~D8
IXIII † U	control the 14 <sup>th</sup> digit.
	This register controls the segment display of $16^{\text{th}} \sim 15^{\text{th}}$ digit. Every 8
Rm+7	bits(byte) control one digit. D7~D0 control the 15 <sup>th</sup> digit, D15~D8
	control the 16 <sup>th</sup> digit(left most).

Please refer the contents of page 5 for the corresponding driven segment for each control bits.

Display pattern for decoded mode

Nibble value		Segment		Segment data						Display	
Hexade cimal	Binary	designation	a	b	c	d	e	f	g	pattern	
0	0000			1	1	1	1	1	1	0	0
1	0001		0	1	1	0	0	0	0	ł	
2	0010		1	1	0	1	1	0	1	2	
3	0011		1	1	1	1	0	0	1	]	
4	0100		0	1	1	0	0	1	1	Ч	
5	0101		1	0	1	1	0	1	1	5	
6	0110		1	0	1	1	1	1	1	6	
7	0111	a	1	1	1	0	0	1	0	ŋ	
8	1000		1	1	1	1	1	1	1	8	
9	1001		1	1	1	1	0	1	1	9	
А	1010		0	0	0	0	0	0	1	0	
В	1011		1	0	0	1	1	1	1	E	
С	1100		0	1	1	0	1	1	1	Н	
D	1101		0	0	0	1	1	0	1	Ĺ	
Е	1110		0	0	0	1	1	1	1	٤	
F	1111		0	0	0	0	0	0	0		

Following segment designation only apply for the LED display board provided by FATEK.

Non-decode mode bit control designation for seven-segment display device



Non-decode mode bit control designation for 16-segment display device

