# Chapter 10 FB-PLC Interrupt Function

#### 10.1 The Principle and the Structure of Interrupt Function


There are many jobs that FB-PLC needs to carry out. For example, there are 13K words user's program need to be solved, 512 points of I/O status need to be captured or updated, 3 communication ports need to be serviced, and etc. However, jobs can only be executed one at a time as there is merely one CPU available. Therefore, PLC service one job after another in sequence until all the jobs are executed once. Then, it will return to the first job to repeat the same cycle. The time interval of each execution is called the "scan time" of PLC. The CPU execution speed is extremely fast in comparison with human response. As far as human feeling is concerned, PLC almost completes all jobs at the same time when PLC can normally complete the foregoing huge workload within tens of milliseconds (ms). Hence, can meet the requirements of the most practical control cases.

In most application cases, the control method described above is very much sufficient. But for some applications that require a high-speed response (such as positioning control) when the required response speed is down to few micro-seconds ( $\mu$ s), a delay in scan time will certainly mean an increase in error. Under the circumstances, only applying the "Interrupt" function can achieve the precision requirement.

The so-called "Interrupt" means the interrupt request to the CPU during normal scan cycle when an immediate response is required. After receiving such request, the CPU will promptly stop all scanning work to prioritize to perform and complete the corresponding service work before return (the so-called "Return from Interrupt" or RTI) to where interrupt occurred and resume the interrupted scanning work.

The service work needed to carry out while interrupt occurred is called Interrupt Service Routine, which is a subroutine consisted by a series of ladder codes. It is placed in the subroutine area and begin with the LBL instruction with reserved label name (please refer to Section 10.3). Since it is placed in the subroutine area, it will not be executed in a normal PLC scanning cycle (PLC only constantly scans the main program area but not the subroutine area).

In normal case, the CPU can promptly execute the corresponding interrupt routine within tens of micro-seconds when an interrupt occurred. When there are more than one interrupt occurred at the same time (e.g. FB-PLC has 42 interrupts source), only the interrupt with highest priority can be executed. All the other interrupt routines need to wait until it became the highest priority among the pending interrupts. Consequently, a response delay of hundreds of microseconds, or even few milliseconds, may be caused. Hence, in a multiple interrupt inputs structure, an interrupt priority is given to each interrupt in accordance with its importance. In case another interrupt request is made when the PLC is carrying out the interrupt service routine for an interrupt request that has a higher priority than the new interrupt request, the CPU will wait until the execution of the subroutine is completed before accepting the new interrupt request. However, if the priority of the new interrupt request is higher than the one being executed, the CPU will stop the running of the current interrupt service routine immediately to execute the interrupt service routine with a higher priority. After completing the execution, the CPU will return to the previously interrupted service routine with a lower priority to continue the incomplete work. This kind of interrupt in an interrupt execution is called the "Nested Interrupt". FB-PLC can have up to 5 levels of nested interrupts. The diagram below shows the examples of single interrupts and nested interrupt:




### 10.2 Structure and Application of Interrupt Service Routine

Although both "Interrupt" and "Call" are having subroutines, but the calling methods (to jump to subroutine for execution) are different. When the CALL command [FUN67] is executed by "Call" in the main program, the CPU will execute the subroutine with the label name designated by the CALL command. The CPU will return to the main program after the RTS (Return from Subroutine) command is executed.

The calling of "Interrupt" is trigger by, instead of using software commands, the hardware interrupt signal to the CPU. The CPU will identify the source of the interrupt and jump automatically to the "Interrupt Service Routine" with the label name of the interrupt in the subroutine for execution. It will return to the main program after the RTI (Return from Interrupt) command is executed. Therefore, there is no ladder code relevant to interrupt in the main program area.

As mentioned before, interrupt service routine must be placed in the sub program area. The structure is shown as the diagram on the right where a "head", a "tail" and the main body of the service routine are included. The "head" is the "interrupt label name" of the interrupt (to be discussed in the next section). The "tail" is the RTI command [FUN69], to tell the CPU that the interrupt subroutine is ended and it should jump to the place where were interrupted, please refers to FUN69 (RTI) instruction. In between the "head" and the "tail" is the main body of the interrupt service routine used to tell the CPU what control actions should be executed when interrupt occurs.



The power line for subroutine is indicated by
double lines to differentiate from the power ine for the main program (single line) for easy reading.

### 10.3 Interrupt Source, Label and Priority for FB-PLC

As described in the last section, every "Interrupt Service Routine" should have a unique "Interrupt Label". There are 49 corresponding "Interrupt Labels" for interrupts, namely "Interrupt Reserve Words", cab be used in the sub program area of FB-PLC. These labels are dedicated to the interrupt routines hence cannot use for normal subroutine or jump target.

The "Interrupt Label" (Interrupt Reserve Word) are all suffix with an "I" letter. For examples, the interrupt label for high-speed counter HSC0 should be "HSC0I" and the interrupt label for X0+ should be "X0+I". The "Interrupt Labels" and their priorities for the 49 FB-PLC interrupt sources of FB-PLC are shown as below.

The following table is the interrupt sources and their label names. To compatible with previous versions of programming tool, besides HSC/HST, the label names in old versions are also enlisted (label name with parenthesis). The new label names are prefer than old while in usage (HSTAI, 1MSI~100MSI, X0+I~X15-I are prior in using). When there is an interrupt with a label naming by new convention cannot work, it may be the problem of version incompatible. If this is the case please alter the interrupt label name to the labels of old versions, such as ATMRI, 1MS~100MS, INT0~INT15-. If possible, it is recommended to update the programming tool (PROLADDER or FP-07).


Interrupt Source	Priority	Interrupt Label	Condition for Interrupt	Note		
High Speed Timer	1	HSTAI (ATMRI)	Timing from HSTA to (CV=PV)	No interrupt when act as a cyclic timer		
Internal Time Base	2	1MSI (1MS)	One interrupt every 1mS			
	3	2MSI (2MS)	One interrupt every 2mS			
	4	3MSI (3MS)	One interrupt every 3mS	One kind of time base		
	5	4MSI (4MS)	One interrupt every 4mS	interrupt is allowed at a time (please refer to		
	6	5MSI (5MS)	One interrupt every 5mS	Section 10.5.2). Therefore, the actual		
	7	10MSI (10MS)	One interrupt every 10mS	number of interrupts is 42.		
	8	50MSI (50MS)	One interrupt every 50mS			
	9	100MSI (100MS) One interrupt every 100mS				
HSC / HST	10	HSC0I/HST0I	Counting/Timing from HSC0/HST0 to (CV=PV)	HSC0~HSC3 are labeled		
	11	HSC1I/HST1I	Counting/Timing from HSC1/HST1 to (CV=PV)	as HSC0I~HSC3I when configured as high speed		
	12	HSC2I/HST2I	Counting/Timing from HSC2/HST2 to (CV=PV)	counter; and are labeled as HST0I~HST3I for		
	13	HSC3I/HST3I	Counting/Timing from HSC3/HST3 to (CV=PV)	high speed timer.		
PSO	14	PSO0I	Pulse output of PSO0 completed			
	15	PSO1I	Pulse output of PSO1 completed			
	16	PSO2I	Pulse output of PSO2 completed			
	17	7 PSO3I Pulse output of PSO3 completed				

(The priority of interrupt is inversely proportional to the value of priority)

Interrupt Source	Priority	Interrupt La	bel	Condition for Interrupt	Note	
	18	X0+I (INT0)	1	Interrupt when $0 \rightarrow 1$ ( $f$ ) of X0		
	19	X0–I (INT0–)		Interrupt when $1 \rightarrow 0$ ( ) of X0		
	20	X1+I (INT1)		Interrupt when $0 \rightarrow 1$ ( $\uparrow$ ) of X1		
	21	X1–I (INT1–)		Interrupt when $1 \rightarrow 0$ ( ) of X1		
	22	X2+I (INT2)		Interrupt when $0 \rightarrow 1$ ( $\uparrow$ ) of X2		
	23	X2–I (INT2–)		Interrupt when $1 \rightarrow 0$ ( ) of X2		
	24	X3+I (INT3)		Interrupt when $0 \rightarrow 1$ ( ) of X3		
	25	X3–I (INT3–)		Interrupt when $1 \rightarrow 0$ ( ) of X3		
	26	X4+I (INT4)		Interrupt when $0 \rightarrow 1$ ( ) of X4		
	27	X4–I (INT4–)		Interrupt when $1 \rightarrow 0$ ( $\uparrow$ ) of X4		
	28	X5+I (INT5)		Interrupt when $0 \rightarrow 1$ ( $f$ ) of X5		
	29	X5–I (INT5–)		Interrupt when $1 \rightarrow 0$ ( ) of X5	The counter input and	
	30	X6+I (INT6)		Interrupt when $0 \rightarrow 1$ ( $f$ ) of X6	control input of the software high speed	
	31	X6–I (INT6–)		Interrupt when $1 \rightarrow 0$ ( ) of X6	counter HSC4 $\sim$	
Interrupt from External	32	X7+I (INT7)	1	Interrupt when $0 \rightarrow 1$ ( ) of X7	HSC7 which were implemented by the	
Hardware Input	33	X7–I (INT7–)	HSC4I	Interrupt when $1 \rightarrow 0$ ( ) of X7	interrupt function can	
or Software	34	X8+I (INT8)	∫ HSC7I	Interrupt when $0 \rightarrow 1$ ( <b>)</b> of X8	be designated as any	
High-Speed Timer	35	X8–I (INT8–)		Interrupt when $1 \rightarrow 0$ ( ) of X8	one input of X0 $\sim$ X15. Therefore, the	
	36	X9+I (INT9)		Interrupt when $0 \rightarrow 1$ ( <b>)</b> of X9	interrupt priority of the	
	37	37 X9–I (INT9–)		Interrupt when $1 \rightarrow 0$ ( $f$ ) of X9	software high speed counter depends on	
	38	X10+I (INT10)		Interrupt when $0 \rightarrow 1$ ( ) of X10	the input it utilized.	
	39	39 X10–I (INT10–)		Interrupt when $1 \rightarrow 0$ ( $f$ ) of X10		
	40	X11+I (INT11)		Interrupt when $0 \rightarrow 1$ ( $f$ ) of X11		
	41	X11–I (INT11–)		Interrupt when $1 \rightarrow 0$ ( $f$ ) of X11		
	42	X12+I (INT12)		Interrupt when $0 \rightarrow 1$ ( ) of X12		
	43	X12–I (INT12–)		Interrupt when $1 \rightarrow 0$ ( $f$ ) of X12		
	44	X13+I (INT13)		Interrupt when $0 \rightarrow 1$ ( ) of X13		
	45	X13–I (INT13–)		Interrupt when 1 $\rightarrow$ 0 ( ) of X13		
	46	X14+I (INT14)		Interrupt when $0 \rightarrow 1$ ( ) of X14		
	47	X14–I (INT14–)		Interrupt when $1 \rightarrow 0$ ( ) of X14		
	48	X15+I (INT15)		Interrupt when $0 \rightarrow 1$ ( ) of X15		
	49	X15–I (INT15–)	$\downarrow$	Interrupt when 1 $\rightarrow$ 0 ( ) of X15		

## 10.4 How to Use Interrupt of FB-PLC

The applications of interrupt in internal timing, external input, HSC/HST or PSO are similar. Since the applications of HSC/HST and PSO have been described in other chapters/sections, only examples of internal timing and external input will be described in this section.




## 10.5 Interrupt Configuration

In fact, interrupt configuration is simply to determine whether the application of a certain interrupt is to be used or not.

Interrupt configuration can be divided into configuration relevant to I/O or irrelevant to I/O two categories. HSTA, HSC/HST, PSO and external interrupt are all relevant to I/O and should be performed by the configuration function of programming tool. The programming tool will automatically enable the interrupt of the device once it is configured.

The configuration of internal time base interrupt (1MSI~100MSI), which is irrelevant to I/O, need not to be configured. As long as the time base interrupt reserved words, which is placed in front of the interrupt service subroutine, appears in the sub program area, it imply the interrupt has been planned. If more than one such interrupts appear, can use low byte, B0~B7, of the special register R4162 to control the interrupt of 1MSI~100MSI to be executed or not.

#### 10.5.1 Configuration Example of Using FP-07 as an "External Interrupt"



• External interrupt shares the 16 high-speed input points, X0~X15, with HSC and SPD instructions. Therefore, the number of the input points used by HSC or SPD cannot configure for external interrupt.

Note: SPD instruction can only uses X0~X7 8 input points for average speed detection.

Once the interrupt configuration is determined, it cannot be changed in PLC RUN. But the EN command [FUN145] and DIS command [FUN146] provided by FB-PLC can dynamically enable/disable the operation of interrupt of external, HSC and HSTA in PLC RUN. Please refer to the description of the two instructions.

#### 10.5.2 Internal Time Base Interrupt Configuration by R4162

When the internal time base interrupt reserved words (8 kinds, 1MSI~100MSI) appears in the sub program area, it imply that the designated interrupt has been planned and can be masked by using the 8 bits of the low byte in the register R4162 as shown in below:

)	B7	B6	B5	B4	B3	B2	B1	B0
R4162:	100MS	50MS	10MS	5MS	4MS	3MS	2MS	1MS
(								

When bit status =0: Enable the time base interrupt (not masked)

• When bit status =1: Disable the time base interrupt (masked)

- Among B0~B7, if more than one of the bits is 0, FB-PLC will enable the one with the smallest time base and disable the others. If the content of R4162 is 00H, then all time base interrupts will not be masked. However, if 1 MS and 2MS~100MS time base interrupt subroutine are all appeared in subprogram area, only the 1MS timing interrupt will be executed, and the others will not be executed.
- It is with great flexibility since the user can dynamically change the time base or pause or enable the interrupt by using the ladder program to change the value of R4162 at any time in PLC RUN.
- The default of R4162 is 0; it represents that 1MS~100MS time base interrupt are not been masked. As long as any one of time base interrupt processing subroutine exists in the sub program area, it will be executed periodically.
- Since a considerable CPU time is required for execution of every interrupt, the smaller the interrupt time base, the more interrupts required and the longer CPU time occupied. Therefore, application should be made only when necessary to avoid degradation of CPU performance.

## 10.6 Examples of Interrupt Routine

Example 1 Precision position control by positioning switch .


- X0 : Position Sensor
- X1 : Emergency Stop
- Y1 : Power motor

#### [External Interrupt Configuration]




• Configure Input Interrupt on when  $0 \rightarrow 1$  of X0

#### [Main program]



• M0 (start) changes from  $0 \rightarrow 1$ , the motor is ON.

#### [Subroutine]




- When the sensor, X0, detects the arriving of positioning location, i.e. X0 change from  $0 \rightarrow 1$ , the hardware will automatically execute the interrupt subroutine
- As motor Y0 changes to 0, it stops the motor immediately.
- Output Y0 immediately to reduce delay caused by scan time
- It must employ immediate input/output instruction in the interrupt subroutine to meet the real time high speed precision control requirement.




1MS Internal Time base Interrupt

#### [Main program]



- When M0=1, 1MS timing interrupt is disabled (1MS timing interrupt being masked)
- When M0=0, 1MS timing interrupt is enabled

#### [Subroutine]



- After 1MS time base interrupt is started, the system will automatically execute the interrupt subroutine every 1MS
- R0 is used as the up counting cyclic timer for every 1MS time base
- R1 is used as the down counting cyclic timer for every 1MS time base