Basic Function Instruction

| FUN 23 <br> DIV48 | 48-BIT DIVISION |  |  |  |  |  |  | FUN 23 DIV48 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  | $\begin{array}{\|c} \hline \text { HR } \\ \hline \text { R0 } \\ \text { I } \\ \text { R3839 } \\ \hline 0 \\ \hline 0 \\ \hline 0 \\ \hline \end{array}$ | OR <br> R3904 <br> 1 <br> R3967 <br>  <br>  <br>  | SR <br> R3968 <br> $\vdots$ <br> R4167 <br> $○$ <br> $\bigcirc$ <br>  | ROR <br> R5000 <br> $\vdots$ <br> R8071 <br> $○$ <br>  <br>  | DR  <br> D0  <br> 1  <br> D4095  <br>  0 <br>  0 | $X R$ $\begin{gathered}v \cdot z \\ P 0 \sim P 9\end{gathered}$ $\bigcirc$ $O$ $O$ |  |

- When operation control "EN" $=1$ or " $E N \uparrow$ " ( P instruction) changes from $0 \rightarrow 1$, it will perform the signed (unsigned/signed input "U/S"=0) or unsigned (unsigned/signed input "U/S"=1) 48-bit division operation. Dividend and divisor are each formed by three consecutive registers starting by Sa and Sb respectively. If the result is zero, ' $D=0$ ' output will be set to 1 . If divisor is zero then the 'ERR' will be set to 1 and the resultant register will keep unchanged.
- All operands involved in this function are all 48 -bit, so $\mathrm{Sa}, \mathrm{Sb}$ and D are all comprised by 3 consecutive registers.


## Example: Signed 48-bit division

In this example dividend formed by register R2, R1, R0 will be divided by divisor formed by register R5, R4, R3. The quotient will store in R8, R7, and R6.


Quotient

