FUN 77 HKEY						HEX	-KEY II	NPUT	-						FUN 7 HK	77 EY
Execution co.	ntrol—EN	1	Ladder -77D.HK IN : OT : D : KL : WR:	Syml EY—		– NKP–1 – FKP–F	Number ka Punction k	ey press ey press	I C F F S E	N : Sta DT: Sta C : Re KL : Sta VR: W D may indire	arting of arting of key sc gister arting r orking combi act ado	of digit of digit an (4 p to stor relay fo pregist ne with dressir	al inputation inputation coints) re key- or key ter, it c h V \ Z ng appl	it for k but for in nun status can't re 2 \ P0- licatior	ey scai multipl nbers peat in -P9 to s	n exing use serve
Ranc	e X	Y	М	S	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	XR	
Ope- rand	X0 	Y0 Y240	M0 M1896	S0 S984	WY0 WY240	WM0 WM1896	WS0 WS984	T0 T255	C0 C255	R0 R3839	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	V ∖ Z P0~P9	
IN	0															
OT		0														
D					0	0	\bigcirc	\bigcirc	\bigcirc	0	0	0*	0*	0	0	
KL		0	0	0												
WR										\bigcirc			○*	\bigcirc		

- The numeric (0~9) key function of this instruction is similar as for the TKEY instruction. The hardware connection for TKEY and HKEY is different. For TKEY instruction each key have one input point to connect, while HKEY use 4 input points and 4 output points to form a 4x4 multiplex 16 key input. 4×4 means that there can be 16 input keys, so in addition to the 10 numeric keys, the other 6 keys can be used as function keys (just like the usual discrete input). The actions of the numeric keys and the function keys are independent and have no effect on each other.
- When execution control "EN" = 1, this instruction will scan the numeric keys and function keys in the matrix formed by the 4 input points starting from IN and the 4 output points starting from OT. For the function of the numeric keys and "NKP" output please refer to the TKEY instruction. The function keys maintain the key-in status of the A~F keys in the last 6 relays specified by KL (the first 10 store the key-in status of the numeric keys). If any one of the A~F keys is depressed, FKP (FO1) will set to 1. The OT output points for this instruction must be transistor outputs.
- The biggest number for a 16-bit operand is 4 digits (9999), and for 32-bit operand is 8 digits (99999999). However, there are only 6 function keys (A~F), no matter whether it is a 16-bit or 32-bit operand.



FUN 78 DSW						DIGITAI	_ SWI		NPUT					Fl	JN 78 DSW
									IN	: Starti	ing of i	nput fo	r thum	s whee	switch
			Ladd	er Symb	ol				ОТ	: Starti	ing of c	butput f	or mult	iplexin	g scan
		Г	—78D.]	DSW						(4 po	ints)			•	•
Input co	ntrol—E	N—	IN :	:	+	—DN —R	leadout co	ompleted	D	: Regis	ster to	store re	eadout	value	
			OT :	:					WF	R: Worl	kina re	aister.	it can't	repeat	t in use
			D	:						(WR	& WR+	1 for 16	S-bit op	eratior	1:
			WR	:						WR	WR+1	& WR+	-2 for 3	2-bit or	oeration)
						—ERR—	Reading e	error	Dr	mav co	mbine	with V	/ \ Z \	- 0~P9	to serve
									ir	ndirect	addree	s nnia	nnlicat	on	
							_					sonig a	pplicat	<u> </u>	_
	Range	Х	Y	WY	WN	1 WS	TMR	CTR	HR	OR	SR	ROR	DR	XR	
		X0	Y0	WY0	WM	0 WS0	TO	C0	R0	R3904	R3968	R5000	DO	V × Z	
Ope		1)				TOFF	0055		00007	 		 	P0~P9	
Tanc		X240	Y240	VV Y240	VVIVI18	96 WS982	1255	C255	R3839	R3967	R4167	R8071	D4095		-
		0	\cap												•
	D		0	\cap	\bigcirc	0	\bigcirc	\cap	\cap	\cap	*	*	\cap	\cap	1
, v	WR								0			 *	0		1
						1			. ~				<u> </u>		
When	input c	ontro	I "EN"	= 1, th	is ins	truction v	vill read	dout on	e digit	data fr	om the	e 4 inpu	ut point	s start	ing from
	J~IN3).		(es 4 s	scans t	o read	d out a g	roup or	4-aigit	BCD V	alues (~0000~	9999) ;	and sto	re the	
registe	er. vvitr	1 a 3	2-dit (operand	d, eac	n scan	can gei		Its of a	data by	/ readi	ng the	additio	onal di	git from
IN4-IN	/ and s	store		ie D+1	regist	er. Each	bit of C	010~0	13 WIII 9	sequer	itially s	et to 1	and ge	t the d	igit data
respec	tively i	into 1	0°(on	es), 10	(tens	s), 10 ⁻ (hi	undreds	s), and	10°(th	ousand	ds). As	long	as EN	is 1, I	JLC will
scan a	and rea	id out	t in co	ontinuo	us cyc	cles. Whe	en each	n comp	olete cy	cle is	finishe	d (i.e. 1	the 4 c	ligit rea	adout of
10°~10)° is co	omple	ted). t	he read	dout c	ompleted	d flag "[DN" is :	set to 1	I. How	ever. it	is only	/ kept f	or one	scan. If

any digital readout value is not within the range of 0~9 (BCD), then reading error "ERR" will be set to 1 and the value of that group of digits will be set to 0000.

• The output points must be transistor outputs.



- In this example, when X10 is 1, then the numeric value of the thumb wheel switch (5678 in this example) will be read out and stored into the R0 register.
- The bits (8,4,2,1) with same digit should be connect together and series with a diode (as shown in diagram below).
- With 32-bit operand a set of similar thumb wheel switch may be added to X4~X7 (Y0~Y3 are shared with another group).



FUN 79 7SGDL				7-S	EGME	NT C	UTP	JT WI	TH LA	ТСН				FU 7	N 79 SGDL
Execution con	trol—EN	I v	adder S 9D.7SGI S : OT : N : WR:	Symbol DL]— DN	— Outp	ut comp	oleted	S : OT : N : WR S ma inc	Regist displa Startir Specif : Work ay com lirect a	ter stor yed ng num y signa ing reg bine wi ddress	ing the ber of s al outpu ister, it th V ing app	data (scannir ut and r can't r Z \ P0- blicatio	BCD) to ng outp polarity epeat i -P9 to n	o be ut of latch n use serve
Range	Y	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR
Ope- rand	Y0 Y240	WX0 WX240	WY0 WY240	WM0 WM1896	WS0 WS984	T0 T255	C0 C255	R0 R3839	R3840 R3903	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	16-bit number	V ∖ Z P0~P9
S			0	0	0	\bigcirc	\bigcirc	0	0	0	0	0	0	0	\bigcirc
OT	0														
N														0~3	
WR								0				0*	0		

- When input control "EN" = 1, the 4 nibbles of the S register, from digit 0 to digit 3, are sequentially sent out to the 4 output points, OT0~OT3. While output the digit data, the latch signal of that digit (OT4 corresponds to digit 0, OT5 corresponds to digit 1, etc...) at the same time is also sent out so that the digital value will be loaded and latched into the 7-segment display respectively.
- When in D (32-bit) instruction, nibbles 0~3 from the S register, and nibbles 0~3 from the S+1 register are transferred separately to OT0~OT3 and OT8~OT11. Because they are transferred at the same time, they can use the same latch signal. 16-bit instructions do not use OT8~OT11.
- As long as "EN" remains 1, PLC will execute the transfer cyclically. After each transfer of a complete group of numerical values (nibbles 0~3 or 0~7), the output completed flag "DN" will set to 1. However, it will only be kept for 1 scan.



FUN 79 7SGDL	7-SEGN	IENT OUTPUT WITH LAT	СН	FUN 79 7SGDL
 FATEK P status is when the 	PLC's transistor output has both a ON, the terminal voltage of the tr output status is ON, the terminal	a negative logic transistor ou ansistor output is low), and a voltage of the transistor outpu	tput (NPN transistor - whe a positive logic transistor o it is high). Their structure is	n the output utput (PNP - as follows:
<u>FBs</u> -	-PLC negative logic output (NPN t	ransistor) FBs-PLC	positive logic output (PNP	transistor)
+24V Yn	+24V +24V When Y "ON", th voltage	+24V r'n is his output Yn is low	C When Y Yn's ter voltage	′n is "ON", minal is high
logic inpu values to are latche display IC	at 0111. Similarly, when the latch enter through the latch (i.e. be lo ed (maintained), and with negative c is an example of a positive logic	n signal is 0, the positive log baded). When the latch signa e logic they are not. The follo numerical value input with lat	gic latch permits the displa I is 1, the numerical values wing diagram of a CD-451 ch.	ay numerical in the latch 1 7-segment
		$\begin{array}{c c} BCD \text{ to} \\ C \\ $	$ \begin{array}{c} R \\ \swarrow & a \\ & b \\ & c \\ & d \\ & d \\ & e \\ & f \\ & g \\ \end{array} $	b c
 Because the polari specify th shows all 	the PLC output and the 7-segmer ties between output and input mu- ne polarity relation between the F the possibility.	nt display input polarity can be st be coordinated to get the c PLC transistor output, and the	e positive and negative logic orrect result. This instructio e 7-segment display. The	c. Therefore, n uses N to table below
	Numerical value input (8-1)	Latch signal $(10^{0}-10^{3})$	Value of N	
-				

• In the diagram above, CD4511 is used as an example. If use NPN output, the data input polarity is different to PLC, and its latch input polarity is the same as PLC, so N value should chosen as 2.

Different

Same

Different

2

3

Ladder Symbol S0.MUXI OT: Starting of output for multiplexing input IN : Starting of output for multiplexing input OT: Starting of output for multiplexing input IN :: D: D: WR: D: WR: Vertication completed N : Multiplex input lines (2~8) D: WR: D: WR: Writing register, it can't repeat in use D may combine with V < Z · P0~P9 to servindirect addressing application V V V V V VN V VN VN V VN VN V VN VN V V VN V V VN V V VN V
Range X Y WY WM WS TMR CTR HR OR SR ROR DR K XR Ope- rand X0 Y0 WY0 WM0 WS0 T0 C0 R0 R3904 R3968 R5000 D0 2 V · Z V · Z P0-P9 IN O IN IN </td
Name Vo WV0 WM0 WS0 T0 C0 R0 R3964 R3968 R5000 D0 2 V · Z P0~P9 rand X240 Y240 WY240 WM1896 WS984 T255 C255 R3839 R3967 R4167 R8071 D4095 8 P0~P9 IN O </td
Ope- rand I I I I I I I I V × Z P0-P9 IN V V240 WY240 WM1896 WS984 T255 C255 R3839 R3967 R4167 R8071 D4095 8 P0-P9 IN O IN Image: Comparison of the state of
IN O IN O IN I
N O I I I OT O I I I I N I I I I I D O O O O O* O* WB I I I I I I
N -
D O O O O O O WR I I I O O O O
 event of the N bits will set to Y and the corresponding line will be selected. Oro responsible for installine, while OYY responsible for second line, etc. Until it read all the N lines the 8×N status that has been read out is then stored into the register starting at D, and the execution completed flag "DN" is set as 1 (but is only kept for one scanning period). With every scan, this instruction retrieves a line for 8 input status, so N lines require N scan cycles before they can be completed.
This example retrieves 4 lines × 8 points o
NO EN IN: X24 DN IN: X24 DN IN: X24 DN IN
OT: Y16 the 32-bit register of DWM0 (M0~M31).
N: 4
D: WMO
WR: DO
Fourth line
124 X125 X126 X127 X128 X129 X100 X11 Third line
A Star with a star
Second line
жив жи9 жи10 жи11 жи12 жи13 жи14 жи15 First line
-24v +24v
ALMO ALMI ALMS ALMI ALMS ALMO ALMO ALMO
S/S x24 x25 x26 x27 x28 x29 x30 x31
S/S x24 x25 x26 x27 x28 x29 x30 x31 PLC NPN transistor output IIII IIIII IIIII IIIII IIIII IIIII IIIII IIIII IIIII IIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII